
DS26503 T1/E1/J1 BITS Element
(VDD = 3.3V ±5%, TA = 0°C to +70°C for DS26503L; VDD = 3.3V ±5%, TA = -40°C to +85°C for
19. AC TIMING PARAMETERS AND DIAGRAMS
Capacitive test loads are 40pF for bus signals and 20pF for all others.
19.1 Multiplexed Bus
Table 19-1. AC Characteristics, Multiplexed Parallel Port
NOTES
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
Cycle Time
tCYC
200
ns
Pulse Width,
DS Low or RD High
PWEL
100
ns
Pulse Width,
DS High or RD Low
PWEH
100
ns
Input Rise/Fall Times
tR, tF
20
ns
R/
W Hold Time
tRWH
10
ns
R/
W Setup Time Before DS High
tRWS
50
ns
CS Setup Time Before DS, WR, or
RD Active
tCS
20
ns
tCH
0
ns
Read-Data Hold Time
tDHR
10
50
ns
Write-Data Hold Time
tDHW
5
ns
Muxed Address Valid to AS or
ALE Fall
tASL
15
ns
Muxed Address Hold Time
tAHL
10
ns
Delay Time
DS, WR, or RD to AS
or ALE Rise
tASD
20
ns
Pulse Width AS or ALE High
PWASH
30
ns
Delay Time, AS or ALE to
DS,
WR, or RD
tASED
10
ns
Output Data Delay Time from
DS
or
RD
tDDR
80
ns
Data Setup Time
tDSW
50
ns
CS Hold Time
Note 1:
The timing parameters listed in this table are guaranteed by design (GBD).
110 of 122